We overcome the limitations
Standards for SCS based on twisted pairs for Ethernet 10Base-T and Fast Ethernet 100Base-TX networks stipulate that: the maximum length of horizontal wiring is 90 m; the total length of…

Continue reading →

Metrology notes
Despite the variety of generally accepted tests, recently their results have often added confusion than to clarify the essence of the phenomena. There are tests that allow you to measure…

Continue reading →

New process technology
In the very near future, a transition to a 0.13-micron process is expected. This transition has long been promised by leading processor manufacturers, but for various reasons, its implementation has…

Continue reading →

FPGA Types Supported by Free MAX + Plus II Package Versions

As follows from the above data, the nomenclature of microcircuits supported by the free versions of the MAX + plus II system, although it is limited, nevertheless allows you to effectively solve many problems that arise when developing digital devices for various purposes.

Download is allowed after entering the email address, which will be necessary to obtain a license file. A self-extracting EXE file of the E + MAX package with a volume of about 20 MB is downloaded under the name emax10_0.exe, and a MAX + plus II BASELINE package file with a capacity of more than 45 MB is loaded with the name baseline10_0.exe. After running the EXE file, the package is installed in the usual order for Windows applications. The package can be installed both on the IBM PC platform, and on the SUN, RISC / 6000 and HP9000 platforms. One of the many advantages of both products is that for successful installation and operation they require very small resources by today’s standards: it is enough to have a Pentium 100, 16 MB of RAM and 150 … 400 free hard disk space. I note that in practice the packages work satisfactorily on a 486 platform with a 5×86 Ami processor and 16 MB of RAM.

Launching the package after installation is carried out in one of the standard ways for the Windows system. When the package is launched immediately after installation, the main working window opens, however, from all the Project Manager menu items (MAX + Plus II submenu of the main menu), only the option to create and edit the project in text form using the AHDL digital device description language is available, which is a fairly complete subset VHDL standard language (Very high speed integrated circuits Hardware Description Language).

To access all the functions of the package in full, you need to request, receive by e-mail and install the license.dat license file on top of the already installed package. To send a request, you must go to the Development Tools> Software Licensing section of the Altera homepage, select one of the license types and fill out the standard form with (among other information) the volume number of your hard disk on which the package is installed. This number can be obtained in DOS emulation mode by typing dir / p at the command prompt. Altera guarantees that you will receive a license file within no more than 12 hours from the moment you send the request.

To install the license file, you need to run the package, open the Options submenu of the main menu, select the License Setup item, specify the path to the license.dat file in the dialog box that opens, and click OK. After that, you will have access to all the diverse functions of the package that provide fast and high-quality implementation of your idea at the most modern circuitry level.

All packages of the integrated development environment for digital devices on FPGAs from Altera have the following system-wide properties:

Provide a complete production cycle for the production of finished digital devices on FPGAs, including:
development of a device project (setting the required logic for the functioning of the device);
verification of the correctness of the project and localization of errors;
synthesis of the internal structure of the device with minimizing the required resources;
project compilation (creating a file for programming or configuring FPGAs);
simulation of the functioning of the device, time analysis and, finally, programming (configuration) FPGA.
They have developed and easy-to-use project development tools, which include:
diagram editor (Graphic Editor), somewhat similar to the editors of CAD printed circuit boards (ORCAD, PCAD), but much more convenient to use;
editor of time diagrams (Waveform Editor);
AHDL text editor for projects (Text Editor), the most powerful, but also the most sophisticated project creation tool;
(All editors can be used to create different parts of the main project, which in this case should only be created using the diagram editor.)
They have a large library of elements of various kinds (logical primitives, analogues of the discrete logic of the 74th series, parameterized logical functions) that allow you to create projects of digital devices of any complexity.
They allow you to develop projects in the form of a multi-level hierarchy of nested functional modules and create your own library of modules using various editors that can be used in various projects.
They provide optimal synthesis and minimization of microcircuit resources used for the project.

Cold shower for a hot friend
So, we have established that the task of cooling the processor should be solved regardless of how the other elements are cooled. And the ways to solve it have long…

...

Transistor Evolution and Processor Revolution
The microprocessor manufacturing process is inextricably linked with the evolution and continuous improvement of the transistor. The transistor, invented in 1948 in the laboratories of Bell Corporation, made it possible…

...

FPGA Types Supported by Free MAX + Plus II Package Versions
As follows from the above data, the nomenclature of microcircuits supported by the free versions of the MAX + plus II system, although it is limited, nevertheless allows you to…

...

Project Verification Applications
"Simulator" is an application that, together with the time diagram editor, is intended for functional modeling of a project in order to verify the correctness of its functioning logic. Timing…

...